Specification Heterogeneity Independent Scheduling for Behavioural Synthesis

نویسنده

  • M. C. Molina
چکیده

∗ Supported by Spanish Government Grant CICYT TIC-99 0474 Abstract We present a new algorithm to improve the scheduling of heterogeneous specifications, i.e. those formed by operations of different types and widths. The scheduling is performed basically in two phases: first, the specification operations are transformed into new ones by extracting their common operative kernel, and secondly, the new operations are bound to cycles by distributing uniformly the number of bits calculated per cycle. In consequence, one operation may be executed over a set of simple hardware resources, and during several non consecutive cycles. The areas of the datapaths obtained using this scheduling algorithm, in combination with bit-level allocation algorithms, are smaller than the ones given by conventional synthesis algorithms.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Optimizing Construction of Scheduled Data Flow Graph for On-line Testability

The objective of this work is to develop a new methodology for behavioural synthesis using a flow of synthesis, better suited to the scheduling of independent calculations and non-concurrent online testing. The traditional behavioural synthesis process can be defined as the compilation of an algorithmic specification into an architecture composed of a data path and a controller. This stream of ...

متن کامل

Planware - Domain-Specific Synthesis of High-Performance Schedulers

Planware is a domain-specific generator of highperformance scheduling software, currently being developed at Kestrel Institute. Architecturally, Planware is an extension of the Specware system with domain-independent and domain-dependent parts. The domain-independent part includes a general algorithm design facility (including mechanisms to synthesize global-search and constraint propagation al...

متن کامل

An Algorithm for the Synthesis of Processor Structures from Behavioural Specifications

This paper describes a method for the automatic generation of the internal structure of digital processors from a specification of the required behaviour. The latter is specified by a high-level, PASCAL-like program. The internal structure is described in terms of memories, arithmetic/logic function boxes, multiplexers and their interconnections. In order to reduce the complexity of the design ...

متن کامل

Complexity Analysis and Algorithms for Data Path Synthesis

We are now witnessing a proliferation of integrated circuit solutions to several signal processing and related problems. This has motivated the evolution of High Level Synthesis (HLS) where the objective is to obtain an efficient register-transfer level (RTL) realization of a target system from its behavioural specification. An important aspect of HLS is the Data Path Synthesis (DPS) problem, w...

متن کامل

High-Level Specification of Behavioural Hardware Models with MODES

The ever increasing complexity of digital hardware, forces the hardware designer to switch from a low-level capture-andsimulation process to a high-level design-and-synthesis process. In order to assist the designer during the specification phase, we designed MODES, a new high-level specification environment. MODES integrates graphical specification capture in various behavioural representation...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2002